



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/708,355

02/26/2004

Hsiang-An Hsieh

12222-US-PA

2354

31561

7590

12/06/2006

JIANQ CHYUN INTELLECTUAL PROPERTY OFFICE
7 FLOOR-1, NO. 100
ROOSEVELT ROAD, SECTION 2
TAIPEI, 100
TAIWAN

EXAMINER

CAMPOS, YAIMA

ART UNIT

PAPER NUMBER

2185

DATE MAILED: 12/06/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Advisory Action Before the Filing of an Appeal Brief	Application No. 10/708,355	Applicant(s) HSIEH, HSIANG-AN	
	Examiner Yaima Campos	Art Unit 2185	

--The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

THE REPLY FILED 13 November 2006 FAILS TO PLACE THIS APPLICATION IN CONDITION FOR ALLOWANCE.

1. ☒ The reply was filed after a final rejection, but prior to or on the same day as filing a Notice of Appeal. To avoid abandonment of this application, applicant must timely file one of the following replies: (1) an amendment, affidavit, or other evidence, which places the application in condition for allowance; (2) a Notice of Appeal (with appeal fee) in compliance with 37 CFR 41.31; or (3) a Request for Continued Examination (RCE) in compliance with 37 CFR 1.114. The reply must be filed within one of the following time periods:

- a) ☒ The period for reply expires 3 months from the mailing date of the final rejection.
b) ☐ The period for reply expires on: (1) the mailing date of this Advisory Action, or (2) the date set forth in the final rejection, whichever is later. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of the final rejection.

Examiner Note: If box 1 is checked, check either box (a) or (b). ONLY CHECK BOX (b) WHEN THE FIRST REPLY WAS FILED WITHIN TWO MONTHS OF THE FINAL REJECTION. See MPEP 706.07(f).

Extensions of time may be obtained under 37 CFR 1.136(a). The date on which the petition under 37 CFR 1.136(a) and the appropriate extension fee have been filed is the date for purposes of determining the period of extension and the corresponding amount of the fee. The appropriate extension fee under 37 CFR 1.17(a) is calculated from: (1) the expiration date of the shortened statutory period for reply originally set in the final Office action; or (2) as set forth in (b) above, if checked. Any reply received by the Office later than three months after the mailing date of the final rejection, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

NOTICE OF APPEAL

2. ☐ The Notice of Appeal was filed on _____. A brief in compliance with 37 CFR 41.37 must be filed within two months of the date of filing the Notice of Appeal (37 CFR 41.37(a)), or any extension thereof (37 CFR 41.37(e)), to avoid dismissal of the appeal. Since a Notice of Appeal has been filed, any reply must be filed within the time period set forth in 37 CFR 41.37(a).

AMENDMENTS

3. ☐ The proposed amendment(s) filed after a final rejection, but prior to the date of filing a brief, will not be entered because
(a) ☐ They raise new issues that would require further consideration and/or search (see NOTE below);
(b) ☐ They raise the issue of new matter (see NOTE below);
(c) ☐ They are not deemed to place the application in better form for appeal by materially reducing or simplifying the issues for appeal; and/or
(d) ☐ They present additional claims without canceling a corresponding number of finally rejected claims.

NOTE: _____. (See 37 CFR 1.116 and 41.33(a)).

4. ☐ The amendments are not in compliance with 37 CFR 1.121. See attached Notice of Non-Compliant Amendment (PTOL-324).
5. ☐ Applicant's reply has overcome the following rejection(s): _____.
6. ☐ Newly proposed or amended claim(s) _____ would be allowable if submitted in a separate, timely filed amendment canceling the non-allowable claim(s).
7. ☒ For purposes of appeal, the proposed amendment(s): a) ☐ will not be entered, or b) ☒ will be entered and an explanation of how the new or amended claims would be rejected is provided below or appended.
The status of the claim(s) is (or will be) as follows:
Claim(s) allowed: _____.
Claim(s) objected to: _____.
Claim(s) rejected: 1, 2 and 4-16.
Claim(s) withdrawn from consideration: _____.

AFFIDAVIT OR OTHER EVIDENCE

8. ☐ The affidavit or other evidence filed after a final action, but before or on the date of filing a Notice of Appeal will not be entered because applicant failed to provide a showing of good and sufficient reasons why the affidavit or other evidence is necessary and was not earlier presented. See 37 CFR 1.116(e).
9. ☐ The affidavit or other evidence filed after the date of filing a Notice of Appeal, but prior to the date of filing a brief, will not be entered because the affidavit or other evidence failed to overcome all rejections under appeal and/or appellant fails to provide a showing of a good and sufficient reasons why it is necessary and was not earlier presented. See 37 CFR 41.33(d)(1).
10. ☐ The affidavit or other evidence is entered. An explanation of the status of the claims after entry is below or attached.

REQUEST FOR RECONSIDERATION/OTHER

11. ☒ The request for reconsideration has been considered but does NOT place the application in condition for allowance because:
See Continuation Sheet.
12. ☐ Note the attached Information Disclosure Statement(s). (PTO/SB/08) Paper No(s). _____.
13. ☐ Other: _____.

Continuation of 11. does NOT place the application in condition for allowance because: Claims must be given the broadest reasonable interpretation during examination and limitations appearing in the specification but not recited in the claim are not read into the claim (See M.P.E.P. 2111 [R-1]).

1ST POINT OF ARGUMENT

Regarding Applicant's remarks with respect to claim 1 that Chou does not disclose "a silicon storage device connector, electrically coupled to the silicon storage device;" it is the Examiner's position that Chou discloses all the limitations as specified in claim 1. [Chou discloses "flash memory 36" (silicon storage device, as claimed), link connecting "flash memory 36" to "flash controller 30" (silicon storage device connector, as claimed), "flash controller 30" (bridge controller, as claimed), "USB connection 18" used for "uploading the data to a PC or other device" (external system, as claimed) (Refer to Figure 4 and related text)]. Furthermore, Applicant should note that one of ordinary skill in the art would have recognized that in order for the system disclosed in Figures 4-6 of Chou to function properly, the different components in the system must be electrically coupled/connected to each other by different links/connectors/busses in order to transfer data (Refer to Figures 4-6 and related text).

Applicant remarks; "in Fig. 4, the bridge controller 30 is comprised in the silicon storage device connector (or flash drive/reader 65), rather than electrically coupled to the silicon storage device connector" [Figure 4 clearly shows "flash memory 36" (silicon storage device, as claimed), link connecting "flash memory 36" to "flash controller 30" (silicon storage device connector, as claimed), "flash controller 30" (bridge controller, as claimed). Furthermore, one of ordinary skill in the art would have recognized that in order for the system as disclosed in Figure 4 to properly function, the different components in the system must be electrically connected/coupled to each other].

2ND POINT OF ARGUMENT

Regarding Applicant's remark that the combination of Chou and Wurzburg does not disclose "an allocation table buffer, electrically coupled to said system interface and said silicon storage device interface for storing a data accessing address mapping table" as Wurzburg discloses storing instructions such as commands, rather than storing a data accessing address mapping table through the allocation buffer; it is the Examiner's position that the combination of Chou and Wurzburg meets this limitation as [Wurzburg discloses this concept in "Fig. 2 illustrates a schematic diagram of one embodiment of IDE-CRs" including "an ATA command/status register emulation buffer (CSRB) 106" which corresponds to an allocation table buffer as it "translates the IDE/ATA command and status information into control and status information of a format used by a flash-memory card type corresponding to the device currently being processed by the IDE controller" wherein "An address and data bus 160 may couple CSRB 106 and MP 108, enabling data transfer between MP 108, CSRB 106 and a flash media controller (FMC) unit 110 interfacing with the actual flash-memory cards for exchanging commands/status information" (Column 2, paragraphs 0021 and 0023) and also discloses that "Generally, flash-memory card media is very similar to hard disk drives (HDDs) in that flash-memory cards are usually formatted in a Windows file format, such as File Allocation Table (FAT) or NT File System (NTFS)" (Column 1, paragraph 0010). Applicant should note that command/status/data translation is commonly known in the art to comprise address translation, mapping and interpretation as in order to process commands/instructions, address mapping/interpretation must take place and that when write accesses/commands are made to memory, the status of data in memory changes and must be updated]. Therefore, Wurzburg's discloses "an allocation table buffer, electrically coupled to said system interface and said silicon storage device interface for storing a data accessing address mapping table" as claimed.

Furthermore, Chou discloses this concept as ["Rather than use FIFO buffers, the flash data can be stored out of sequence. A catalog or index can be used to locate the desired pages, or other address remapping or translation logic may be used" (Column 4, paragraph 0054) which corresponds to an allocation table buffer storing an allocation mapping table, as claimed. Applicant should further note that a mapping table is addressed or updated every time a write access is made to memory].



SANJIV SHAH
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100